

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Sign in](#)

Google scholar

instruction set simulator template

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)

Scholar

Articles and patents

anytime

include citations



Create email alert

Results 1 - 10 of about 19,800. (0.19 sec)

**instruction set compiled simulation: a technique for fast and flexible instruction set simulation**

psu.edu [PDF]

M Reshadi, P Mishra, N Dutt - ... of the 40th annual Design Automation ..., 2003 - portal.acm.org  
 ... The last bar is our **simulation** approach that uses both techniques: compile-time decode and using **templates** to produce optimized code. We have demonstrated that **instruction set** compiled sim- ulation coupled with our **instruction** abstraction technique delivers the performance ...  
[Cited by 92](#) - [Related articles](#) - [All 20 versions](#)

**[PDF] Generation of interpretive and compiled instruction set simulators**

psu.edu [PDF]

R Leupers, J Eisele, B Landwehr - Proceedings of the ASP-DAC, 1999 - Citeseer  
 ... While the number of different RT **templates** that may occur in **instruction-set** models is infinite, the number of primitive operations is limited. Therefore, a key component in Jacob is a xed library of **simulation** functions written in C, each of which simulates one primitive operation. ...  
[Cited by 51](#) - [Related articles](#) - [View as HTML](#) - [All 13 versions](#)

**An efficient retargetable framework for instruction-set simulation**

psu.edu [PDF]

M Reshadi, N Bansal, P Mishra, N Dutt - ... of the 1st IEEE/ACM/FIP ..., 2003 - portal.acm.org  
 ... IS-CS **simulation** technique in our retargetable framework by automatically extracting the required **templates** for simulating ... EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability ... [2] M. Reshadi et al, **Instruction-Set Compiled Simulation** ...  
[Cited by 28](#) - [Related articles](#) - [All 21 versions](#)

**[PDF] Automatic generation of microarchitecture simulators**

mtu.edu [PDF]

S Ooster, R Gupta - IEEE International Conference on Computer ..., 1998 - cs.mtu.edu  
 ... Specifies: - Micro-architecture. - **Instruction Set** Architecture (ISA). - Assembly language syntax and binary representation. ... case s\_MEM: dest=dcache[mar]; end Specifying **Instruction** Syntax and Semantics Page 19. 19 ... Disassembler **Template Simulator Template** ADL Compiler ...  
[Cited by 57](#) - [Related articles](#) - [View as HTML](#) - [All 3 versions](#)

**A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language**

psu.edu [PDF]

A Hoffmann, T Kogel, A Nohl, G Braun, ... - ... on computer-aided ..., 2001 - IEEEExplore.IEEE.org  
 ... customizes a reduced **instruction-set** computer (RISC) processor within the Xensa system [28]. ... 2) extension of the target class of processors including single **instruction** multiple data ... description of operation behavior including side effects for the **simulation** and implementation ...  
[Cited by 97](#) - [Related articles](#) - [All 6 versions](#)

**A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA**

whites.net [PDF]

A Hoffmann, O Schliebusch, A Nohl, G Braun, O ... - 2001 - computer.org  
 ... As the system is based on an architecture **template** comprising quite a number of base instructions, it is far too ... the LPDP system integrator platform provides a well defined application programming interface (API) to interconnect the **instruction-set simulator** generated from the ...  
[Cited by 58](#) - [Related articles](#) - [All 11 versions](#)

**[PDF] SystemC cosimulation and emulation of multiprocessor SoC designs**

psu.edu [PDF]

L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - IEEE Computer, 2003 - Citeseer  
 ... (a) Figure 1. Architectural **template** and **simulation** alternatives. (a) System functional- ties are partitioned over a set of cores and other custom hardware (HW) blocks. (b) Full SystemC **simulation** implements all blocks as modules. (c) **Instruction-set simulator** (ISS)/ SystemC ...  
[Cited by 98](#) - [Related articles](#) - [View as HTML](#) - [All Direct](#) - [All 12 versions](#)

**An integer linear programming approach for identifying instruction-set extensions**

ucledu [PDF]

C Ozturan, G Dunder, K Atasu - Third IEEE/ACM/FIP ..., 2005 - IEEEExplore.IEEE.org  
 ... A selection algorithm that ranks the generated **templates** based on isomorphism testing and potential evaluation is described. ... Machine description is updated automatically to support the **instruction-set** extensions. Extensive **simulation** results are presented. ...  
[Cited by 44](#) - [Related articles](#) - [All 7 versions](#)

**NoCGEN: A template based reuse methodology for networks on chip architecture**

psu.edu [PDF]

J Chan, S Parameswaran - 2004 - computer.org  
 ... Each router is connected via either directional or bidirectional point-to-point links. From a **template** topology such as a mesh, it is possible to add and remove links by editing the graph. ... These can be as complex as an **instruction set simulator**. ...  
[Cited by 42](#) - [Related articles](#) - [All 8 versions](#)

**ASIP design methodologies: survey and issues**

psu.edu [PDF]

MK Jain, M Balakrishnan, A Kumar - visid, 2001 - computer.org  
 ... approaches are [7], [3] and [5]. One of the important feature of their architectural model used in [3] and [7] is that it captures the differentiating features of the **instruction set** and special ... For each architecture instance of the architecture **template**, a specific **simulator** is derived in ...  
[Cited by 78](#) - [Related articles](#) - [All 22 versions](#)

☒ Create email alert

Google

Result Page:    1   [2](#)   [3](#)   [4](#)   [5](#)   [6](#)   [7](#)   [8](#)   [9](#)   [10](#)   **[Next](#)**

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼

[Scholar Preferences](#) | [Sign in](#)


[Advanced Scholar Search](#)
**Scholar**






Results 1 - 10 of about 29,600. (0.13 sec)

### Simics: A full system simulation platform

P. Magnusson, M. Christensson, J. Eskilson, D. ... - COMPUTER., 2002 - computer.org  
 ... Naturally, we wish to **simulate** an entire system and to do so with total accuracy—a perfect ... Simics is also sufficiently **generic** to **model** embedded systems, desktop or **set**-top boxes, telecom ... Simics simulates processors at the **instruction-set** level, including the full supervisor state ...  
[Cited by 882](#) - [Related articles](#) - [BL Direct](#) - [All 12 versions](#)

### LISA—machine description language for cycle-accurate **models** of programmable DSP architectures

psu.edu [PDF]

S. Pees, A. Hoffmann, V. Zivojnovic, H. ... - Proceedings of the 36th ..., 1999 - portal.acm.org  
 ... HDLs like VHDL or Verilog are widely used to **model** and **simulate** processors, but ... Texas Instruments, TMS320C62x/C67x CPU and Instruction **Set** Reference Guide, Mar ... D. Bradlee, R. Henry, and S. Eggers, "The Marion system for retargetable **instruction** scheduling," in Proc ...  
[Cited by 183](#) - [Related articles](#) - [BL Direct](#) - [All 12 versions](#)

### [PDF] Generation of interpretive and compiled **instruction set** simulators

psu.edu [PDF]

R. Leupers, J. Eise, B. Landwehr - Proceedings of the ASP-DAC, 1999 - Citeseer  
 ... or PC host, such tools have to be designed as cross-compilers or cross-simulators, respectively, which generate and **simulate** code for ... The Insulin **instruction-set** simulator is part of the FlexWare system 5. It is based on a configurable VHDL **model** of a "**generic**" processor. ...  
[Cited by 51](#) - [Related articles](#) - [View as HTML](#) - [All 13 versions](#)

### A universal technique for fast and flexible **instruction-set** architecture simulation

psu.edu [PDF]

A. Nohl, G. Braun, O. Schliebusch, R. Leupers, ... - Proceedings of the ..., 2002 - portal.acm.org  
 ... and sequences the appropriate host operations that are required to **simulate** the application ... A LISA **model** is a mixed structural/behavioral description of a processor ... The processor's **instruction-set** including **instruction**-coding, assembly syntax, functional behavior, and timing ...  
[Cited by 152](#) - [Related articles](#) - [BL Direct](#) - [All 25 versions](#)

### A novel methodology for the design of application-specific **instruction-set** processors (ASIPs) using a machine description language

psu.edu [PDF]

A. Hoffmann, T. Kogel, A. Nohl, G. Braun, ... - on computer-aided ..., 2001 - ieeeexplore.ieee.org  
 ... HDLs like VHDL or Verilog are widely used to **model** and **simulate** processors, but ... Considering **instruction-set** simulation, efficient runtime reduction can be achieved by performing repeatedly ... tion-accurate **models**, it becomes a complex task for **models** with **instruction** pipelines ...  
[Cited by 92](#) - [Related articles](#) - [All 6 versions](#)

### Hardware/software **instruction set** configurability for system-on-chip processors

psu.edu [PDF]

A. Wang, E. Killian, D. Maydan, C. ... - Proceedings of the 38th ..., 2001 - portal.acm.org  
 ... The simulator is able to correctly **simulate** an Xtensa program at close to one million instructions per second regardless of whether the simulated program uses TIE ... "ISDL: An **instruction set** description language ... "LISA - machine description language and **generic** machine **model** ...  
[Cited by 71](#) - [Related articles](#) - [All 23 versions](#)

### Asim: A performance **model** framework

psu.edu [PDF]

J. Emer, P. Ahuja, E. Borch, A. Klausner, C. K. Luk, S. ... - Computer, 2002 - ieeeexplore.ieee.org  
 ... The Aint feeder, the most aggressive in this **set** of **instruction** feeders, supplies ... Aint fetches and executes any **instruction** under the direction of the performance **model**, but ... Aint can help a performance **model** correctly **simulate** a modern, dynamically scheduled, speculative micro ...  
[Cited by 152](#) - [Related articles](#) - [BL Direct](#) - [All 17 versions](#)

### The M5 simulator: Modeling networked systems

N. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. ... - IEEE ..., 2006 - ieeeexplore.ieee.org  
 ... Using this language, a simple add **instruction** could be coded as  $R_c = R_a + R_b$ . A parser converts the ISA description to a **set** of instruction classes, which include methods that ... of warm-up time required for TCP to stabilize can be significantly larger than is practical to **simulate**. ...  
[Cited by 224](#) - [Related articles](#) - [BL Direct](#) - [All 6 versions](#)

### A **generic** tool **set** for application specific processor architectures

psu.edu [PDF]

F. Engel, J. Nührenberg, G. Fettweis - Proceedings of the eighth ..., 2000 - portal.acm.org  
 ... During simulation a jump to the succeeding **instruction** sequence is necessary ... As part of the M3-DSP chip **set** this processor is responsible for pre- and post-processing ... Hence to **simulate** correct response times a cycle accurate **model** with full control of the pipeline behavior is ...  
[Cited by 20](#) - [Related articles](#) - [All 21 versions](#)

### Automatic generation of fast timed simulation **models** for operating systems in SoC design

psu.edu [PDF]

S. Yeo, G. Niculescu, L. Gauthier, A. ... - Proceedings of the ..., 2002 - portal.acm.org  
 ... SoCOS also enables to **model** final OSs with a **generic** OS simulation **model** [15]. ... OS, the designer needs to run more accurate simulation such as using **instruction set** simulators ... To **simulate** a specific OS implementation, the designer needs to do "personalization" of the virtual ...  
[Cited by 55](#) - [Related articles](#) - [All 16 versions](#)

☒ [Create email alert](#)

Google

Result Page: 1 [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

(emulate OR simulate) instruction set

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google